This page was automatically translated and may contain errors. View in English.
এইচসিএলটেক

RTL Design Engineer

HCLTech

Hyderabad, Telangana, India পূর্ণকালীন

প্রথম আবেদনকারী হোন।

অভিজ্ঞতা
৫-৭ বছর
বেতন
শূন্যপদ
1
পোস্ট করা হয়েছে
৭ ঘন্টা আগে
কাজের ধরণ
অফিসে
শিক্ষা
যেকোনো স্নাতক
যোগ্যতা
যেকোনো স্নাতক আবেদন করতে পারেন।
জীবনবৃত্তান্ত
আবেদন করা আবশ্যক

যেখানে আপনি কাজ করবেন

কাজের বিবরণ

About the Company

HCLTech is a global technology leader that supports enterprises in transforming for the digital era. With a long history of innovation, strong customer partnerships, and a broad international delivery network, the company serves major organizations across many industries. It also emphasizes diversity, social responsibility, sustainability, and education initiatives, and operates worldwide through R&D centers and co-innovation labs.

Role Overview

The company is hiring an experienced RTL Design Engineer to contribute to the development of advanced ASIC and SoC products. This role covers the full RTL design cycle, including concept development, RTL implementation, verification, and integration.

Key Responsibilities

The engineer will develop and support RTL for complex digital blocks, work closely with verification and synthesis teams, review code for quality and consistency, and evaluate timing behavior to help ensure successful tape-out.

Technical Expectations

The role requires hands-on work with hardware description languages and a strong understanding of digital design fundamentals. Familiarity with simulation-based and formal verification, static timing analysis, and timing constraints is important for success in this position.

Qualifications

Candidates should hold a bachelor’s degree in Electrical Engineering, Computer Engineering, or a related discipline. A master’s degree is considered an advantage. The role calls for 5 to 7 years of relevant experience in RTL design for ASICs or SoCs, along with proven capability in designing and validating complex digital circuits.

Skills and Tools

Applicants should be comfortable with Verilog or VHDL, UVM or similar verification methodologies, SDC-based timing closure, and scripting languages such as Python or Perl. Strong communication, collaboration, and problem-solving abilities are also expected.

Benefits

The position offers a competitive compensation package, the chance to work on advanced technologies, a collaborative work environment, and opportunities for career development.

Eligibility

Any graduate may apply.

Location

Hyderabad, India.

আপনি যদি উত্তর চান তবে এটি রেখে দিন — আমরা এটি অন্য কোনো কাজে ব্যবহার করব না।

ব্রাউজ করতে ক্লিক করুনড্র্যাগ অ্যান্ড ড্রপ, অথবা পেস্ট একটি স্ক্রিনশট

PNG, JPG, GIF, MP4, WebM, MOV · প্রতিটি সর্বোচ্চ ২০ মেগাবাইট · সর্বোচ্চ ৫টি ফাইল

🤖
ব্রক্সার সহকারী
অনলাইন · তাৎক্ষণিক এআই সহায়তা
🤖
এআই-চালিত · ব্রক্সার হেল্প থেকে উত্তর